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._STP_CT An evaluationwas conducted to explore the possi-
bility of enhancing the existing computerswith
The developmentof Vertical Take-off or Landing floatlng-polntand multiple-preclsloncapabilities.
(VTOL)research programs in the areas of guidance, Becauseof the softwareand hardware complexities,
control, navigationand instrumentationaboard a modificationof the existing computersby register
research helicopterdemonstrateda limitation extensionwas ruled out. It became obvious that an
characteristicof some digital fllght-controltom- [/0 peripheraldevice capableof performln_
puters: a lack of hardware floatlng-polntprocess- floatlng-pointand multiple-precisionnumerical
ing. This limitationrestricts the implementation operationswas needed. To meet the requirementsof
of wide dynamlc-rangevariables and recursive physical space, temperatureextremes and program-
dlgl=al-filterlngfunctionswhere high precision ming flexlbllity,the processorhad to be a rela-
and speed are required, tively compactunit limited to military-standard
components,be programmable,and allow asynchro-
This paper describes a compact Input/Output(I/O) nous I/O transfers.
numericalprocessorcapable of performingfloating-
point,multlple-precislonand other arlt_etlc Although some of the requirementswere severe and
functionsat execution times which are at least at times conflicting,this paper will demonstrate
i00 times faster than comparable software emula- how they are being satisfiedwith a minimum amount
_ion. The I/O device is actually a microcomputer of space and fabricationdifficulties.
system containinEa 16-bitmicroprocessor,a
numericalcoprocessorwith eight 80-blt registers THE REQUIREMENTS
runningat a 5 MHz clock rate, 18K Kandom Access
Memory (RAM) and 16K ElectricallyProgra_z_able During the course of VTOL research and development
Read Only Memory (EPROM). The processoracts as on a simulator,desired outputs for a unit step
an intelligentslave to the host computer and can input on flight-controlalgorithmswith Long time
be programmed in high-orderlanguagessuch as constantsproduced an output resemblinga second-
FORTRAN and PL/M-86. _ order overdampedresponse, insteadof the _xpected
criticaldamped response (Figurei). Investiga-
The I/O interfacebetween the numericalprocessor tlon into the problem showed that the undesired
and the host computer is a pseudo-DirectMemory responsewas the result of truncationand roundin_
Access (DMA) that allows asynchronousoperations errors by the flight computerswhich did not have
during parallel data and instructiontransfers, sufficientfixed point resolution to handle the
The I/O interface techniquesdescribed herein can accuracy required.
be incorporatedto accommodatehost computers
other than those used by the author. This problemof insufflclen_fixed point resolution
also appeared when digital fil_erswith recurslve
INTRODUCTION functionswere attempted on the simulator. Since
the flight computerslacked floatlng-polntcapa-
A Bell UH-IH helicopter,equipped with a billties, the possibilityof employingdouble words
fly-by-wireflight controlsystem and down-link was explored. Unfortunately,softwarecomplexities
telemetry,servesas a flying test bed for research and slow execution times prohibited this option.
activitiesinvolvingadvanced avionics,air data
* sensors, navigation,_uidance and control for VTOL _t became apparent that an _/O device capableof
aircraft. The researchactivitiesare coordinated performingfloatlng-polnt(for wide dynamic range)
aboard the helicoptervia a pair of digital flight or multiple-preclsion(for high accuracy) sub-
computers. As flight tests aboard the UH-IH routines was required. The I/O device had to be a
developed in complexity,the demandson the flight self-containedprogrammablenumericalprocessor to
computersbecame _ore sophisticated, avoid tying up The host computerwith excessive
1
I/0 ins=ructiontransfers. Since the numerical Representativeexecution times are given inTable II.
processorwould be required =o fly aboard the UH-IH 8087 execution times are at least i00 times faster
helicopter,all integratedcircuit componentshad than 8086 software emulation,and about i0 times
=o satisfyMIL-STD-883Level B requirements, faster than other comparableMOS devices. Although
bipolarmultipliersare faster than the NDP, =hess
THE PROCESSOR devices are extremely limited in hardware arithmetic
operationsand data types.
After an examinationof the requirements,a (SECS
86/05microcomputersystem with 16K RAM, 16K EFROM I/O IN"FERFACE
and the In=el 8087 numericcoprocessorwas selected.
The microcomputersystem is based upon the 8086 In the configurationpresented so far, the NDP
microprocessorand is *Multlbus compatible. An I/O readily communicateswith the *Multibus. Unfortu-
interfacebetween the *Multibusand an existing ha=ely, =he existing flight computers are not
flightcomputer I/O port is bein_ designed a_d *Multihuscompatible. Two paths were evaluated to
fabricatedat Ames Research Center, the details of remedy this problem: the "front-door"and "back-
which will be discussed later in this paper, door" approaches.
The microcomputersystem which the author refers to The "front-door"approach was to design an inter-
as the floating-point/multiple-precisionprocessor face which would allow =he flight computers to
(or "processor"for abbreviation)is a militarized directly communicatewith the *Multibus. This
version of the In=el IAFX86Central ProcessinB U_it approach showed timing,hardware and software prob-
(CPU) based system. The entire system fits into a lems. The two computer systemsoperate at differ-
6-slot motherboardenclosed in a short i/2 Air ent clock speeds (the flight computer @ 10 MHz and
TransportRadio (AIR) chassis. Two slots are the 8086 @ 5 MHz), and the number of integrated
occupied by a ll5 VAC @ 47-4&0 Hz power supply and circuitsrequired might exceed the space available
_wo additionalslots are occupied by the CPU and on the I/O board. The two computer systemshave
memory boards. The fifth slot is taken up by the vastly different instructionsets, thereforedevel-
_/O interfaceand the sixth slot is a spare. The oping a cross-assemblerbetween the two computers
system,with the exception of =he I/O interface would not be cost effective.
board, is available through the Severe Environment
Systems Company (SESCO). In light of the problems encounteredwith the
front-doorapproach,a discrete entry into the
At the heart of the microcomputer system is the back-doorvia an external RAM was selected. The
In=el 8087. The 8087 Numeric Data Processor (NDP) problemswere reduced into their simplest compo-
is a AO-pinMetal O_ide Semiconductor (MO8)device nents. If the two computer systems operateat
that is wired parallel to the 8086 with both oper- differentclock rates, why not have them operate
atin_ at a 5 Ml{zclock rate. The NDP serves as a asynchronously? This configurationallows the
numericcoprocessorto the 8086 by _tending =he 8086-basedsystem to be preprogra_ed in its own
8086 registers with _he addition of over 50 languagewith numerical subroutines. The flight
instructionsto the 8086 instructionset. The NDP computer'sI/0 port would transfer data, select the
and the 8086 fetch and decode instructionsin par- appropriatesubroutines,and receive the processed
allel, arbitranionbetween the two is handled data. The first word sent to the 8086-basedsystem
automaticallyvia their respectivehandshaking is an address word that selects the appropriate
lines (Figure2). Thus the programmerneed not subroutinefrom the *Multibus EFROM memory, fol-
treat the 8087 NDP as an l/O device to the 8086; lowed by the data words loaded into RAM. The 8086-
the NDP is transparent=o =he progra=mer, based system activates the NDP as needed, perform-
ing arithmeticand logic functionswith its own
The 8087 expands the 8086 data type to include 32-, instructionset, and transferingthe results back
64-bit integers, 32-, 6&-, 80-bit floatlng-point to RAM. This eliminates the need for a cross-
and 18-digit Binary Coded Decimal (BCD) operands, assembler. The problem of inter£acingbetween the
A more de_ailed explanationof the data formatsand two systems is reducedby both systems sharing the
=ypes is shown in Figure 3 and Table 1. The NDP same RAM (Figure4).
directly extends the 8086 instructionset to
include trigonometric,exponential,logarithmic, The *Multibusreadily accommodates_xternal RAM
square root, addition, subtraction,multiplication locations,but this is not true of the flight tom-
and division operations for all data types. Addi- puter's I/0 port which lacks address generation.
tlonal features of =he NDP includerounding control This deficiencywas overcome by a pair of Advanced
and maskable exception (i.e., zero divide) handlinB. Micro Devices (AMD) 2940 address genera=ors. The
Exceptionhandling, if unmasked,produces a pro- I/O interface,as shown in Figure &, allows the
srammable interrupt to the 8086. flight computer I/O command and data lines to gain
access to the *Multibusvia =he external RAM
All data types are automaticallyconverted to an (locatedon =he I/O interfaceboard).
80-bit floating point format (temporaryreal data
type). This format is used by the 8087 for all The I/O interfacecontains an external memory which
internaloperations,thus shielding the final behavesas RAM locationsas far as the *Multlbus is
results from the effects of rounding and overflow/ concerned,but is regarded as a stack for the
underflow in intermediatecalculations, flight computer'sI/O port. Every time a flight
computer transfersor receives data from the exter-
nal memory, the addressgenerators incrementor
"_AI1mnemonics copyright In=el Corporation1980. decrement their internal_ase address and word
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count registers. The base address and word count 9. The 8086 sets a latch on the I/O request
are selected by the 8086-basedsystem. The exter- controlline of the flight computer for data =tans-
hal RAM's write enable, output enable,and chip fer from the _xternal RAM at the address selected
select lines are logicallyOR'ed with the appropri- by step 8.
ate commandlines from the *Multibusand the flight
computer'sI/O control lines. Data and address 10. The 8086 is now again free to perform other
lines from the *Multibus, the address generators, assigned tasks.
and the flightcomputer are isolatedby tri-state
buffers, ll. The flight computer inputs the results to
its data buffer. Each data transfer incrementsthe
Since the data and address lines of both systems addressgeneratorand decrements the word counter.
are tri-scatedfrom each other, both are free to When the word count is zero, the DONE signal is
operateasynchronouslyas long as they do not try high and the request is cleared.
to access the external RAM at the same time. To
avoid bus conflicts,the I/O interfacetakes advan- 12. Steps i to ii are repeated each time the
cage of the address generatorabili=y to output an flight computer desires the 8086-based system to
active high signal (DONE)when the word counter performa numeric subroutine.
reaches zero (completionof data and instruction
transfers). The utilizationof the DONE signal for Rather than interrupt the 8086-basedsystem upon
bus arbitrationis illustratedin the followingI/O completionof data transfer into the external
transfersequence: memory, the DONE signal can be latched to the input
of a tri-staCe buffer. The output of the buffer is
i. The 8086 loads a base address co the tied to a *Multibus daca llne. This allows the
address generatorsand se_s the word couuter to the 8086 to read the statusof the DONE signal. This
number of data words being transferredfrom the option allows the processor to complete an assigned
flight computer. The DONE signal is now low. numeric subroutine,read the sta=us of the DONE
signal, and enter into a status loop waiting for
2. The 8086 sets a latch on the I/O request the next subroutinerequest, thus avoiding time-
line of the flight computer for data transferinto consuming interrupts. Both the interruptand read
the external RAM at the address selected by step I. status options are software selected.
3. If the data request is not masked by the All data stored in the externalRAM are in the form
flight computer software, the flight computer will of 16-bitwords and storedat even address bound-
output data words into the external RAM. Each data aries. The lowest addressbit (A_) on the *Multlbus
word transferwill incrementthe base addressof is used by the decoding circuitry co "awake" the
the address generatorand decrement the word the I/O interfaceboard when A_ is low (even address).
word counterunti! a zero word count is established. The next ii address bits (*HultibusA1 to All) are
logicallyOK'ed with =he lines of the address
4. While waiting for completionof data generator co the RAM. All locations in RAM are
transfer into the externalRAM from the I/0 port of even addresses containing16 bits of data. This
the flight computer, the 8086 is free to perform scheme takes advantageof the abilityof the
ocher programsuntil an interruptoccurs. *Multibusto access RAM in one memory cycle versus
two cycles if data were contained at odd address
5. The word counter, being zero, drives the boundaries.
DONE signal high when the fligh_ computer completes
data transfer. The high signal sets a latch to SUMMARYAND CONCLUSIONS
interruptthe 8086 and clears the data requestline
to the flight computer. The flight computer is now Flight computerswithout floating-polntor multiple-
free co execute other casks, precisionhardware are severely limited in appllca-
tions requiring recursivefunctions or wide-dynamic
6. If unmasked, the 8086 acknowledgesthe variables. Software overhead and execution times
interrupt,clears the DONE signal and enters into to handle double words, overflow/underflow,trunca-
a subroutinefrom the EPROM to evoke the NDP. The tlon and rounding errors during intermediatecalcu-
subroutineselection could be determinedby a pre- lationsusually restrict these applicationsto
vlous I/O instructiontransfer from the flight situationswhere the combinationof high speed and
computer or be contained in one of the data words accuracy are not required. At Ames Research Center
transferred, this problem is being approachedby developinga
compactnumeric processor,external to the flight
7. Upon completionof the subroutine,the computer. The flight computer regards the proces-
resultsare stored in the external RAM. sot as an intelllgencI/O peripheralcapable of
performingsubroutinesrequiring floating-poln=or
8. The 8086 loads a new base address Co the multiple-precisionarithmetic.
addressgenerator and sets the word counter to the
.. number of resultantdata words stored in RAM. The The floating-point/multiple-precisionprocessor is
DONE signal is still low at chls step. a *Multibus systemwith an 8086 CPU and 8087
coprocessor. The 8087 effectivelyextends the
instructionset of the 8086 and registers for
numeric operationson variousdata types at execu-
=ion times between 17 to 100 microseconds. Programs
CAll mnemonics copyright Intel Corporation1980. can be written in hlgher-orderlanguages such as
FORTRAN OR PL/M-86.
°
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Data transfer between the processor and the flight approximately 2 microseconds while the flight com-
computer is accomplished by a pseudo-DMA technique, purer perform_ the same task in 1.7 microseconds.
a variation of a dual port _M. This technique
simplifies integrating the two unique bus systems The floating-point/multiple-precision processor
by reducing the integration to both systems hand- with the I/O interface circuitry is contained
shaking the same external memory. This arrange- within a short I/2-ATR chassis. The processor can
ment allows the 8086-based system to treat the be fabricated to meet the military-standard
external memory as an extra 2K X 16 RAM on the environment. The only exception is the 8087
*Multibus while the flight com_uter regards the coprocessor; a militarized version is scheduled to
same memory as I/O stacks. The external memory be available by the end of 1982.
serves as an input and output port to both systems.
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TABLE I
Data Types
Data Type Bits SignificantDigits (Decimal) ApproximateRange (Decimal)
Word integer 16 4 -32,768_ X _ + 32,767
Short integer 32 9 -2x109 < X < + 2xi09
Long integer 64 18 -9x1018_ X _ + 9xl018
Packed decimal 80 18 -99...99 _ X _+ 99...99(18digits)
Short real* 32 6-7 8.43x10-37 ( (X(_ 3.37xi038
Long real* 64 15-16 4.19×10-307 _ iX]_ 1.67x10308
Temporaryreal 80 19 3.4xi0-4932 _ IX[_ 1.2xlO4932
*The short and long real data types correspondto the single and double precisiondata
types defined in other Intel numerics products.
Reprinted by permissionof Intel Corporation,Copyright 1980.
TABLE II
8087 Emulator Speed Comparison
ApproximateExecutionTime (Us)
(5 MHz Clock)
Instruction 80868087 Emulation
Multiply (singleprecision) 19 1,600
Multiply (doubleprecision) 27 2,100
Add 17 1,600
Divide (singleprecision) 39 3,200
Compare 9 1,300
Load (singleprecision) 9 1,700
Store (singleprecision) 18 1,200
Square root 36 19,600
Tangent 90 13,000
Exponentiation 100 17,100
Reprinted by permissionof Intel Corporation,Copyright 1980.
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REPRINTEDRy PERMISSIONOF INTEL NOTES:
CORPORATION,COPYRIGHT1980 S " SIGN BIT (0 " POSITIVE, 1- NEGATIVE)
dn = DECIMAL DIGIT (TWO PER BYTE)
X = BITS HAVE NO SIGNIFICANCE; 8087 IGNORES WHEN LOADING.
• ZEROS WHEN STORING.
A = POSITION OF IMPLICIT BINARY POINT
I = INTEGER BIT OF SIGNIFICAND; STORED IN TEMPORARY REAL,
INCREASING IMPLICIT IN SHORT AND LONG REAL
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z6 AbstractThe development of Vertical Take-off or Landing (VTOL) research pro-
grams in the areas of guidance, control, navigation and instrumentation
aboard a research helicopter demonstrated a limitation characteristic of
some digital flight-control computers: a lack of hardware floating-point
processing. This limitation restricts the implemention of wide dynamic-
range variables and recursive digital-filtering functions where high
precision and speed are required.
This paper describes a compact Input/Output (I/O) numerical processor
capable of performing floating-point, multiple-precision and other arith-
metic functions at execution times which are at least i00 times faster than
comparable software emulation. The I/0 device is actually a microcomputer
system containing a 16-bit microprocessor, a numerical coprocessor with
eight 80-bit registers running at a MHz clock rate, 18K Random Access memory
(RAM) and 16K Electrically Programmable Read Only Memory (EPROM). The pro-
cessor acts as an intelligent slave to the host computer and can be pro-
grammed in high-order languages such as FORTRAN and PL/M-86.
The I/O interface between the numerical processor and the host com-
puter is a pseudo-Direct Memory Access (DMA) that allows asynchronous
operations during parallel data and instruction transfer. The I/0 inter-
face techniques described herein can be incorporated to accommodate host
computers other than those used by the author.
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